In this paper, we present a new and effective approach to the extraction of on-chip inductance, in which we apply approximate formulae. The equations are based on the assumption of fdaments or bars of finite width and zero thickness and are derived through Taylor's expansion of the exact formula for mutual inductance between fhments. Despite the assumption of uniform current density in each of the bars, the model is suficiently accurate for the interconnections of current and future LSIs, in which most of the wires are not affected by the skin and proximity effects. Expression of the equations in polynomial form provides a balance between accuracy and computational complexity. These equations are mapped according to the geometric structures for which they are most suitable in minimizing runtime in the calculation of inductance while remaining accurate to within 3%. Within the geometrical constraints, the wires are of arbitrary specifcation.
I. INTRODUCTION The effects of on-chip inductance on wiring delays have become increasingly significant with the increasing clock frequencies of VLSI circuits. The difference between the delay times of RC and RLC interconnects can reach more than 10% [l-31. The extraction of the parasitic inductance is becoming increasingly important for accurate timing calculation.
The idea of partial inductance [4-61 has been developed and applied in partial equivalent element circuit (PEEC) analysis. The partial inductance is used because determining the current-retum path in the complicated wiring of a modern VLSI is difficult.
To calculate the inductances of LSI interconnects, threedimensional (3-D) field solvers [7- 81 are widely used.
These approaches are capable of capturing both the skin and proximity effects, which appear as increases in clock frequency. lhese tools are effective for the very accurate calculation of inductance values for individual wires but are in general too CPU-intensive to be applied as parasitic extraction tools for the thousands of wires in an actual process.
The analytical formulae have been proposed as a faster way of calculating the inductance [9-111. In these approaches, the self-inductance formula provides an approximation of the inductance in which the geometric mean distance (GMD) of the rectangular cross-section is taken into zccount. The mutual inductance formula is the exact or approximate equation for the inductance between two filaments -the cross-sections of the wires are ignored.
The authors have previously reported [I21 that even the inductance between wires that are inclined relative to each other can be calculated by using the analytical formula. However, the equations for mutual inductance between filaments become inaccurate when the wires are very wide or short, since the infinitely long filament with zero cross-sectional area is no longer a good approximation. Grover has proposed a table look-up model for the calculation of mutual inductance [9] . The wires are treated as having rectangular cross-sections, and the GMD is used to take this into account. There are exact formulae for the different cross-sectional rectangles [13], but they are still too complicated and large amounts of computational time are required to extract the inductance values.
Recently, numerous reports on forms of analysis for and results of evaluation of wiring inductance have been published. In most of these papers, long straight wires have been assumed; this is not a general representation of the wires of practical layouts. A method that fully applies analytical formula to interconnects in general has not been presented yet. In this paper, we focus on mutual inductance, because the computational costs for self-and mutual inductances are O(n) and q n 2 ) respectively, where n is the number of segments. The purpose of this paper is to present a formu la-based approach that is efficient with arbitrary VLSI interconnect structures. These equations can be used in floorplan processes, or even in parasitic extraction for delay calculation.
The remainder of this paper is organized as follows. In Section 11, we review the inductance formula and the idea of GMD. In Section 111, we present new approximate equations for use in calculating inductance values for VLSI interconnects. In Section IV, we evaluate the accuracy and applicable ranges of these equations and give an example of their application to a real physical layout. Finally, we conclude the paper in Section V.
II. G E N E R A L F O~
In this section, we review several formulae for inductance and GMD that are used in calculating the mutual inductance between two conductors [9] . The exact formula for the calculation of mutual inductance for the parallel filaments of equal length shown in Fig. l(a) is where 1 is the length of each wire and r is the vertical distance between the wires in the plane. The formula for filaments of different length, as shown in Fig. l(b) , is expnmed as a combination of four variants of (1): Here, dM expresses the mutual inductance equation for filaments, where d is the horizontal distance between the wires in the plane.
B. Geometric Mean Distance
The equation for mutual inductance between filaments is simple as long as the length is much greater than the distance ( I >> r):
The mutual inductance for wires of finite cross-sectional area is where SI and S2 are the cross-sectional areas of the respective conductors. Here, GMD, 1nR is the average distance of the natural logarithm. Once GMD has been obtained, the equation (4) , which is a modification of the approximate equation (3) to include consideration of the rectangular crosssection, can be obtained.
Mutual inductance is the average of the mutual inductances between filaments when the cross-section of each of the conductors is divided into infinitely many filaments. Let the indices of the filaments in the rectangular sections of the two conductors be i and j respectively; the mutual inductance is then expressed as The equation (3) considered GMD is accurate as long as the condition 1 >> r is met. Otherwise, the error becomes too great, for the method to be used as a replacement for 3 D extractors. In the next section, we investigate when the equations become accurate and inaccurate. We also give more accurate equations that are valid for structures to which the filament assumption is not applicable.
PROPOSED WUATIONS
We present new approximate equations for calculating mutual inductances between VLSI interconnects to different degrees of accuracy and complexity. These equations are intended to cover geometrical ranges where the filament assumption becomes inaccurate.
In recent CMOS technology, the following approximations and relations hold:
wmin smin E 0.3 c0.5hmin w 2 Wmin, s 2 smin, h 2 &in where wmin is the minimum width of wiring, smin is the minimum spacing, t is the wiring thickness, and h-is the dielectric height between the metal layers.
The inductance formula for filaments is accurate when the distance between filaments is great enough to make their cross-sectional areas negligible. In other words, the worst-case accuracy condition for the filament equation (1) is the case where the wiring is broad and separated by the minimum spacing. Of course, as wiring becomes shorter, the accuracy of the approximation 1 . > r used to obtained equation (3) is also lost.
The authors have elsewhere reported [12] that the exact formula for filaments is practical (providing results that have an error within 10%) under this condition: the wiring width is up to about 10 times its minimumvalue. The calculation becomes at least 60 times faster than with a 3-D solver. In other cases, the error is too large to use this approach as part of the parasitic extraction tool. To make full use of the efficiency of the analytical equations, we present a way to use combinations of the approximate equations for mutual inductance. The exact formula for a rectangular cross section is long and complicated, and thus requires huge amounts of computational resources. Since the skin and proximity effects are not significant, we assume uniform distributions ofthe current over the cross-sections of the wires. In the following subsections, we present a set of approximate equations for calculating mutual inductance without the shortcomings ofthe filament equations.
A. Approximate Form for Filaments
Polynomial equations can be truncated to provide simple but approximate equations with different degrees of accuracy. These can be derived from the Taylor-series expansion of the exact equation (1) for inductance between filaments. For 1 > r , and forl I r,
(9)
The second-, third-, and fourth-term approximations of (9) are equations. The greater the ratio Nr, the more accurate the equations. The relationship between the accuracy and computational cost of each equation will be described in a later section.
In the same way, taking the first and second terms of (10) According to our needs in terms of accuracy and speed, we can extract on-chip inductances effectively by using the most suitable formula.
w. ACCURACY AND EFFECTIVE RANGE
In this section, we clarify the geometric range of accuracy for each of the equations and build a map of this accuracy. The map helps us to select the equation that achieves the required degree of accuracy. The accuracy is mainly evaluated through two wiring structures. One is the simple two -line configuration that comprehensively covers the wiring structures of modern LSIs, and the other is wiring of the form that will be found in future process technologies based on the specification of ITRS 2001. We use a 3-D field solver [ 81 to provide reference figures for comparison. Fig. 3 shows the structure used to evaluate the accuracy of the equations. The result of each equation is compared to the DC inductance as obtained by the reference extraction tool. The structures are two parallel conductors of equal length. The number of combinations is more than 50,000. 2,3,5,7,10,20,30.50,70,100,   w,, wm=1,2,3,5,7,10,  200,300,500,700,1000 Table I summarizes the proportions of geometrical structures of the form shown in Fig. 3 which are covered to within 3% and 10% error. Equation (1) covers the broadest range of r and 1 values. However, dividing structures at rll=l lowers the error of the other equations, which can be calculated faster than (1). Equations (18) and (20), newly presented in the previous section, can cover more than 98% of the structures to within 3% error. The structures that cannot be covered to this accuracy by those equations are lines which are very wide and very close to each other; such a situation rarely appears in an actual design.
A. Evaluation of Simplified Structures

1=1,
Although the exact formula (1) for inductance between filaments covers the widest range, it does not give a good estimate when the wires are very wide. The equations (20) and (l), which shows the region where an accuracy of 3% or better is achieved, relative to the results of the reference extractor. Where several equations achieve this degree of accuracy, the simplest is chosen. This map provides a useful way of choosing the most efficient equations, in terms of computational cost, that also fall within the required threshold of accuracy. From the map, we derive the rule of thumb shown in Table 11 . 
B. Applicability to the Future Process
The parameters of the global wiring structure specified for use from 2003 by ITRS 2001 1141 are given in Table IV . We use these as parameters that reflect those of future structures, and verify the accuracy of the selected equations for these parameters. The extraction frequency of the 3-D solver is set at 3.5 GHz. Table V shows the geometries used in verification. The optimal equations given in Table I1 match the results of the reference extraction method to within 3% in most of the cases shown in Fig. 5 . Table I1 must be effective across generations where most of the relations of (7) apply. However, for still better accuracy, maps of the optimal equations for every process will be useful. l i e required speeds of calculation can be obtained by adjusting the limit on the error. 
The relations of
C. Application Example
The proposed methodology based on the optimal equations given in Table I1 was implemented and applied to the real physical layout of 0.13-pm CMOS technology in 6 layers. A 7"-square chip contains more than 3 million wiring segments. There are more than 10 billion mutual inductances between these segments. Here, we calculate the mutual inductances for 10, 100 and 300 thousand segments. The results are given in Table VI. More than 80% of all of the segments are short (<lO-pm-long). There are several thousands of wide (>2-pm-wide) segments in the chip. For such segments, a conventional equation such as (12) is not practical because of the large errors it entails. The combinational use of proposed equations according to Table I1 achieved an error of less than about 3% in a reasonable runtime. The proposed method is 60 or more times as fast as the exact formula [13] with rectangular cross-sections. The proposed methodology is thus very efficient in accurately extracting the inductances of VLSI interconnects. 
CONCLUSIONS
We have proposed an efficient a d reasonably accurate approach to the extraction of on-chip inductances, based on a set of approximate equations that are derived through Taylor's expansion. The equations are for arbitrary wiring structures, which cover those seen in both current and future process nodes. Starting from the well-known exact equation for filaments, the new equations are obtained in polynomial forms by considering the width but ignoring the thickness of the wire. This allows us to select a solution that has sufficient accuracy by changing the numbers of terms. The equations support relatively wide and short wires to which the filament assumption does not apply. The equations have been mapped so that we are able to minimize runtime while maintaining the required degree of accuracy.
The proposed equations have been evaluated on a comprehensive set of wiring structures of the form specified in ITRS 2001. Our approach achieves a result within 3% of that obtained by a commercial 3.D field solver executed at 3.5 GHz. We applied both methods to a real physical layout that has 30@k interconnect segments. Our method provides a way of calculating parasitic inductances within practical runtimes. The proposed methodology is very useful as a way of efficiently extracting the inductances of VLSI interconnects.
